
HT2015

HART Modem FSK 1200 bps.



Description

The HT2015 is a single-chip, CMOS modem for use in highway addressable remote transducer (HART) field instruments and masters. The modem and a few external passive components provide all of the functions needed to satisfy HART physical layer requirements including modulation, demodulation, receive filtering, carrier detect, and transmit-signal shaping. The HT2015 uses phase continuous frequency shift keying (FSK) at 1200 bits per second. To conserve power the receive circuits are disabled during transmit operations and vice versa. This provides the half-duplex operation used in HART communications.

Applications

- HART Multiplexers
- HART Modem Interfaces
- 4 – 20 mA Loop Powered Transmitters

Features

- Single-chip, Half-duplex 1200 Bits per Second FSK Modem
 - Bell 202 Shift Frequencies of 1200 Hz and 2200 Hz
 - 3.0 V – 5.5 V Power Supply
 - Transmit-signal Wave Shaping
 - Receive Band-pass Filter
 - Low Power: Optimal for Intrinsically Safe Applications
 - Compatible with 3.3 V or 5 V Microcontroller
 - Internal Oscillator Requires 460.8 kHz Crystal or Ceramic Resonator
 - Meets HART Physical Layer Requirements
 - Industrial Temperature Range of –40°C to +85°C
 - Available in 28-pin PLCC, 32-pin QFN and 32-pin LQFP Packages
 - These are Pb-Free Devices
-

The purpose of this document is assist with the setup, installation, operation and maintenance of the HT2015 as well as providing technical specifications and basic data, for further information about this product can be found at www.springres.com

Table of Contents

1 - Block Diagram	02
2 - Electrical Specifications	03
3 - Functional Description	09
4 - Detailed Description	09
5 - Miscellaneous Analog Circuitry	12
6 - Mechanical Dimensions	14

1 Block Diagram




Figure 1. Block Diagram HT2015

2 Electrical Specifications

Table 1. ABSOLUTE MAXIMUM RATINGS (Notes 1 and 2)

Symbol	Parameter	Min	Max	Units
T _A	Ambient	-40	+85	°C
T _S	Storage Temperature	-55	150	°C
T _J	Junction Temperature	-40	150	°C
V _{DD}	Supply Voltage	-0.3	6.0	V
V _{IN} , V _{OUT}	DC Input, Output	-0.3	V _{DD} + 0.3	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. CMOS devices are damaged by high-energy electrostatic discharge. Devices must be stored in conductive foam or with all pins shunted. Precautions should be taken to avoid application of voltages higher than the maximum rating. Stresses above absolute maximum ratings may result in damage to the device.

2. Remove power before insertion or removal of this device.

Table 2. DC CHARACTERISTICS (V_{DD} = 3.0 V to 5.5 V, V_{SS} = 0 V, T_A = -40°C to +85°C)

Symbol	Parameter	V _{DD}	Min	Typ	Max	Units
V _{IL}	Input Voltage, Low	3.0 – 5.5 V			0.3 * V _{DD}	V
V _{IH}	Input Voltage, High	3.0 – 5.5 V	0.7 * V _{DD}			V
V _{OL}	Output Voltage, Low (I _{OL} = 0.67 mA)	3.0 – 5.5 V			0.4	V
V _{OH}	Output Voltage, High (I _{OH} = -0.67 mA)	3.0 – 5.5 V	2.4			V
C _{IN}	Input Capacitance of: Analog Input RXA Digital Input			2.9 25 3.5		pF pF pF
I _{IL} /I _{IH}	Input Leakage Current				±500	nA
I _{OLL}	Output Leakage Current				±10	μA
I _{DDA}	Power Supply Current (R _{BIAS} = 500 kΩ, A _{REF} = 1.235 V)	3.3 V 5.0 V		180 220		μA μA
I _{DDD}	Dynamic Digital Current	5.0 V		40		μA
A _{REF}	Analog Reference	3.3 V 5.0 V	1.2	1.235 1.2<->2.5	2.6	V V
CD _{REF} (Note 3)	Carrier Detect Reference (A _{REF} - 0.08 V)	3.3 V 5.0 V		1.15 2.42		V
C _{BIAS}	Comparator Bias Current (R _{BIAS} = 500 kΩ, A _{REF} = 1.235 V)			2.5		μA

3. The HART specification requires carrier detect (CD) to be active between 80 and 120 mV_{pp}. Setting CDREF at AREF - 0.08 VDC will set the carrier detect to a nominal 100 mV_{pp}.

Table 3. AC CHARACTERISTICS ($V_{DD} = 3.0\text{ V to }5.5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_A = -40^\circ\text{C to }+85^\circ\text{C}$) (Note 4)

Pin Name	Description	Min	Typ	Max	Units
RxA	Receive analog input				
	Leakage current			±150	nA
	Frequency – mark (logic 1)	1190	1200	1210	Hz
	Frequency – space (logic 0)	2180	2200	2220	Hz
RxAF	Output of the high-pass filter				
	Slew rate		0.025		V/μs
	Gain bandwidth (GBW)	150		$V_{DD} - 0.15$	kHz
	Voltage range	0.15			V
RxAfI	Carrier detect and receive filter input				
	Leakage current			±500	nA
TxA	Modulator output				
	Frequency – mark (logic 1)		1196.9		Hz
	Frequency – space (logic 0)		2194.3		Hz
	Amplitude (AREF 1.235 V)		500		mV
	Slew Rate – mark (logic 1)		1860		V/s
	Slew Rate – space (logic 0)		3300		V/s
	Loading (AREF = 1.235 V)	30			kΩ
RxD	Receive digital output				
	Rise/fall time	20			ns
CD	Carrier detect output				
	Rise/fall time	20			ns

4. The modular output frequencies are proportional to the input clock frequency (460.8 kHz).

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 4. MODEM CHARACTERISTICS ($V_{DD} = 3.0\text{ V to }5.5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_A = -40^\circ\text{C to }+85^\circ\text{C}$)

Parameter	Min	Typ	Max	Units
Demodulator jitter			12	% of 1 bit
Conditions				
1. Input frequencies at 1200 Hz ± 10 Hz, 2200 Hz ± 20 Hz				
2. Clock frequency of 460.8 kHz ± 0.1%				
3. Input (RxA) asymmetry, 0				

Table 5. CERAMIC RESONATOR - External Clock Specifications ($V_{DD} = 3.0\text{ V to }5.5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_A = -40^\circ\text{C to }+85^\circ\text{C}$)

Parameter	Min	Typ	Max	Units
Resonator				
Tolerance			1.0	%
Frequency		460.8		kHz
External				
Clock frequency	456.2	460.8	465.4	kHz
Duty cycle	40	50	60	%
Amplitude		$V_{OH} - V_{OL}$		V




Figure 2. Application Diagram HT2015




Figure 3. Pin Out HT2015 in 28-pin PLCC

Table 6. PIN OUT SUMMARY 28 - PIN PLCC

Pin No.	Signal Name	Type	Pin Description
1	TEST1	Input	Connect to VSS
2, 3, 4	TEST2, 3, 4	-	Do Not Connect
5	TEST5	Input	Connect to VSS
6	RESETB	Input	Reset all digital logic when low
7, 8, 9	TEST7, 8, 9	Input	Connect to VSS
10	TxA	Output	Transmit Data Modulator output
11	AREF	Input	Analog reference voltage
12	CDREF	Input	Carrier detect reference voltage
13	CBIAS	Output	Comparator bias current
14	TEST10	Input	Connect to VSS
15	VDDA	Power	Analog supply voltage
16	RxA	Input	Receive Data Modulator input
17	RxAF	Output	Analog receive filter output
18	RxAFI	Input	Analog receive comparator input
19	XOUT	Output	Crystal oscillator output
20	XIN	Input	Crystal oscillator input
21	VSS	Ground	Ground
22	VDD	Power	Digital supply voltage
23	RTSB	Input	Request to send
24	TxD	Input	Input transmit date, transmitted HART data stream from microcontroller
25	TEST11	-	Do Not Connect
26	RxD	Output	Received demodulated HART data to microcontroller
27	CD	Output	Carrier detect output
28	TEST12	-	Do Not Connect




Figure 4. Pin Out HT2015 in 32-pin QFN and LQFP (top view)

Table 7. PIN OUT SUMMARY 32 - PIN QFN AND LQFP

Pin No.	Signal Name	Type	Pin Description
1	TEST5	Input	Connect to VSS
2	RESETB	Input	Reset all logic when low, connect to VDD for normal operation
3, 4, 5	TEST7, 8, 9	Input	Connect to VSS
6	VSS	Ground	Digital ground
7	TxA	Output	Transmit Data Modulator output
8	AREF	Input	Analog reference voltage
9	CDREF	Input	Carrier detect reference voltage
10	CBIAS	Output	Comparator bias current
11	TEST10	Input	Connect to VSS
12	VSSA	Ground	Analog ground
13	VDDA	Power	Analog supply voltage
14	RxA	Input	Receive Data Modulator input
15	RxAF	Output	Analog receive filter output
16	RxAFI	Input	Analog receive comparator input
17	XOUT	Output	Crystal oscillator output
18	XIN	Input	Crystal oscillator input
19	VSSA	Ground	Analog ground
20	VSS	Ground	Digital ground
21	VDD	Power	Digital supply voltage
22	RTSB	Input	Request to send
23	TxD	Input	Input transmit data, transmit HART data stream from microcontroller
24	TEST11	-	Do Not Connect
25	RxD	Output	Received demodulated HART data to microcontroller
26	CD	Output	Carrier detect output
27	TEST12	-	Do Not Connect
28	TEST1	Input	Connect to VSS
29	TEST2	-	Do Not Connect
30	VDD	Power	Digital supply voltage
31, 32	TEST3, 4	-	Do Not Connect
EP	Exposed Pad	Power	Connect to VSS (QFN only)

Table 8. PIN DESCRIPTIONS

Symbol	Pin Name	Description
AREF	Analog reference voltage	Receiver Reference Voltage. Normally 1.23 V is selected (in combination with VDDA = 3.3 V). See Table 2.
CDREF	Carrier detect reference voltage	Carrier Detect Reference voltage. The value should be 85 mV below AREF to set the carrier detection to a nominal of 100 mV _{p-p} .
RESETB	Reset digital logic	When at logic low (V _{SS}) this input holds all the digital logic in reset. During normal operation RESETB should be at V _{DD} . RESETB should be held low for a minimum of 10 nS after V _{DD} = 2.5 V as shown in Figure 14.
RTSB	Request to send	Active-low input selects the operation of the modulator. TxA is enabled when this signal is low. This signal must be held high during power-up.
RxA	Analog receive input	Receive Data Demodulator Input. Accepts a HART 1200 / 2200 Hz FSK modulated waveform input.
RxAFI	Analog receive comparator input	Positive input of the carrier detect comparator and the receiver filter comparator.
TxD	Digital transmit input	Input to the modulator accepts digital data in NRZ form. When TxD is low, the modulator output frequency is 2200 Hz. When TxD is high, the modulator output frequency is 1200 Hz.
XIN	Oscillator input	Input to the internal oscillator must be connected to a parallel mode 460.8 kHz ceramic resonator when using the internal oscillator or grounded when using an external 460.8 kHz clock signal.
CBIAS	Comparator bias current	Connection to the external bias resistor. R _{BIAS} should be selected such that AREF / R _{BIAS} = 2.5 μA ± 5 %
CD	Carrier detect output	Output goes high when a valid input is recognized on RxA. If the received signal is greater than the threshold specified on CDREF for four cycles of the RxA signal, the valid input is recognized.
RxAF	Analog receive filter output	The output of the three pole high pass receive data filter
RxD	Digital receive output	Signal outputs the digital receive data. When the received signal (RxA) is 1200 Hz, RxD outputs logic high. When the received signal (RxA) is 2200 Hz, RxD outputs logic low. The HART receive data stream is only active if Carrier Detect (CD) is high.
TxA	Analog transmit output	Transmit Data Modulator Output. A trapezoidal shaped waveform with a frequency of 1200 Hz or 2200 Hz corresponding to a data value of 1 or 0 respectively applied to TxD. TxA is active when RTSB is low. TxA equals 0.5 V when RTSB is high.
XOUT	Oscillator output	Output from the internal oscillator must be connected to an external 460.8 kHz clock signal or to a parallel mode 460.8 kHz ceramic resonator when using the internal oscillator.
TEST(12:1)	Factory test	Factory test pins; for normal operation, tie these signals as per Tables 6 and 7
VDD	Digital power	Power for the digital modem circuitry
VDDA	Analog supply voltage	Power for the analog modem circuitry
VSS	Ground	Digital ground (and Analog ground in the case of PLCC package)
VSSA	Analog ground	Analog ground

3 Functional Description

The HT2015 is a single-chip modem for use in Highway Addressable Remote Transducer (HART) field instruments and masters. The modem IC contains a transmit data modulator with signal shaper, carrier detect circuitry, an analog receiver, demodulator circuitry and a crystal oscillator, as shown in the block diagram in Figure 1. The modulator accepts digital data at its digital input TxD and generates a sine shaped FSK modulated signal at the analog output TxA. A digital "1" or mark is represented with a frequency of 1200 Hz. A digital "0" or space is represented with a frequency of 2200 Hz. The used bit rate is 1200 baud. The demodulator receives the FSK signal at its analog input, filters it with a band-pass filter and generates 2 digital signals: RxD: Received Data and CD: Carrier Detect. At the digital output RxD the original modulated signal is received. CD outputs the Carrier Detect signal. It goes logic high if the received signal is above 100 mVpp during 4 consecutive carrier periods. The oscillator provides the modem with a stable time base using either a simple external resonator or an external clock source.

4 Detailed Description

Modulator

The modulator accepts digital data in NRZ form at the TxD input and generates the FSK modulated signal at the TxA output.




Figure 5. Modulator Block Diagram

A logic "1" or mark is represented by a frequency $f_m = 1200$ Hz. A logic "0" or space is represented by a frequency $f_s = 2200$ Hz.




Figure 6. Modulation Timing

A logic "1" or mark is represented by a frequency $f_m = 1200$ Hz. A logic "0" or space is represented by a frequency $f_s = 2200$ Hz.

The Numeric Controlled Oscillator NCO works in a phase continuous mode preventing abrupt phase shifts when switching between mark and space frequency. The control signal Request To Send RTSB enables the NCO. When RTSB is logic low the modulator is active and HT2015 is in transmit mode. When RTSB is logic high the modulator is disabled and HT2015 is in receive mode. The digital outputs of the NCO are shaped in the Wave Shaper block to a trapezoidal signal. This circuit controls the rising and falling edge to be inside the standard HART wave shape limits. Figure 7 shows the transmit-signal forms captured at TxA for mark and space frequency. The slew rates are $SR_m = 1860$ V/s at the mark frequency and $SR_s = 3300$ V/s at the space frequency. For $AREF = 1.235$ V, TxA will have a voltage swing from approximately 0.25 to 0.75 VDC.




Figure 7. Modulator shaped output signal for Mark and Space frequency at TxA pin.

Demodulator

The demodulator accepts a FSK signal at the RxA input and reconstructs the original modulated signal at the RxD output. Figure 8 illustrates the demodulation process.

This HART bit stream follows a standard 11-bit UART frame with 1 startbit, 8 databits, 1 paritybit (odd) and 1 stopbit. The communication speed is 1200 baud.




Figure 8. Modulation Timing

This HART bit stream follows a standard 11-bit UART frame with 1 startbit, 8 databits, 1 paritybit (odd) and 1 stopbit. The communication speed is 1200 baud.

Receive Filter and Comparator

The received FSK signal first is filtered using a band-pass filter build around the low noise receiver operational amplifier “Rx HP filter”. This filter blocks interferences outside the HART signal band.




Figure 9. Demodulator Receive Filter and Signal Comparator

The filter output is fed into the Rx comparator. The threshold value equals the analog ground making the comparator to toggle on every zero crossing of the filtered FSK signal. The maximum demodulator jitter is 12 % of one bit given the input frequencies are within the HART specifications, a clock frequency of 460.8 kHz ($\pm 1.0\%$) and zero input (RxA) asymmetry.

Carrier Detect Circuitry

Low HART input signal levels increases the risk for the generation of bit errors. Therefore the minimum signal amplitude is set to 80 – 120 mVpp. If the received signal is below this level the demodulator is disabled. This level detection is done in the carrier Detector. The output of the demodulator is qualified with the carrier detect signal (CD), therefore, only RxA signals large enough to be detected (100 mVp-p typically) by the carrier detect circuit produce received serial data at RxD.




Figure 10. Demodulator Carrier and Signal Comparator

The carrier detect comparator shown in Figure 10 generates logic low output if the RxAFI voltage is below CDREF. The comparator output is fed into a carrier detect block. The carrier detect block drives the carrier detect output pin CD high if RTSB is high and four consecutive pulses out of the comparator have arrived. CD stays high as long as RTSB is high and the next comparator pulse is received in less than 2.5 ms. Once CD goes inactive, it takes four consecutive pulses out of the comparator to assert CD again. Four consecutive pulses amount to 3.33 ms when the received signal is 1200 Hz and to 1.82 ms when the received signal is 2200 Hz.

5 Miscellaneous Analog Circuitry

Voltage References

The HT2015 requires two voltage references, AREF and CDREF. AREF sets the DC operating point of the internal operational amplifiers and is the reference for the Rx comparator. If HT2015 operates at $V_{DD} = 3.3\text{ V}$ the ON Semiconductor LM285D 1.235 V reference is recommended. The level at which CD (Carrier Detect) becomes active is determined by the DC voltage difference ($CDREF - AREF$). Selecting a voltage difference of 80 mV will set the carrier detect to a nominal 100 mVp-p.

Bias Current Resistor

The HT2015 requires a bias current resistor R_{BIAS} to be connected between CBIAS and VSS. The bias current controls the operating parameters of the internal operational amplifiers and comparators and should be set to $2.5\ \mu\text{A}$.

The value of the bias current resistor is determined by the reference voltage AREF and the following formula:

$$R_{BIAS} = \frac{AREF}{2.5\ \mu\text{A}}$$

The recommended bias current resistor is $500\ \text{K}\Omega$ when AREF is equal to 1.235 V.




Figure 11. Bias Circuit

Oscillator

The HT2015 requires a 460.8 kHz clock signal. This can be provided by an external clock or a resonator connected to the HT2015 internal oscillator.

Internal Oscillator Option

The oscillator cell will function with either a 460.8 kHz crystal or ceramic resonator. A parallel resonant ceramic resonator can be connected between XIN and XOUT.

Figure 12 illustrates the crystal option for clock generation using a 460.8 kHz ($\pm 1\%$ tolerance) parallel resonant crystal and two tuning capacitors C_x . The actual values of the capacitors may depend on the recommendations of the manufacturer of the resonator. Typically, capacitors in the range of 100 pF to 470 pF are used.




Figure 12. Crystal Oscillator

External Clock Option

It may be desirable to use an external 460.8 kHz clock as shown in Figure 13 rather than the internal oscillator. In addition, the HT2015 consumes less current when an external clock is used. Minimum current consumption occurs with the clock connected to XOUT and XIN connected to VSS.




Figure 13. Oscillator with External Clock

Power On Reset

During start-up the RESETB pin should be kept low until the voltage level on VDD is above the minimum level $V_{DDH} = 2.5\text{ V}$ to guarantee correct operation of the digital circuitry. As illustrated in Figure 14 RESETB should be kept low for at least $t_{POR} = 10\text{ ns}$ after this threshold level is reached.






Figure 14. Power On Reset Timing

6 Mechanical Dimensions



ALL DIMENSIONS ARE IN INCHES.

Figure 15. PLCC 28 LEAD - CASE 776AA - ISSUE O



NOTES:

1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM TERMINAL
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

MILLIMETERS			
DIM	MIN	NOM	MAX
A	0.800	0.900	1.000
A1	0.000	0.025	0.050
A3	0.200 REF		
b	0.180	0.250	0.300
D	5.00 BSC		
D2	2.950	3.100	3.250
E	5.00 BSC		
E2	2.950	3.100	3.250
e	0.500 BSC		
K	0.200	---	---
L	0.300	0.400	0.500

SOLDERING FOOTPRINT*




Figure 16. QFN-32,5X5 - CASE 488AM - ISSUE O




Figure 17.LQFP-32, 7X7 - CASE 561AB - ISSUE O

Ordering Information

The HT2015 is available in a 28-pin plastic leaded chip carrier (PLCC), 32-pin quad flat no-lead (QFN) and 32-pin low-profile quad flat pack (LQFP). Use the following part numbers when ordering. Contact your local sales representative for more information: www.springres.com.


HT20C15-LQ

32-pin LQFP
Green / RoHS compliant

2500 Units / Tape & Reel

-40°C to +85°C

Supplied by:



HART Expert Ltd
31 Kingfisher Way,
Romsey,
Hampshire,
SO51 7RY, UK
Phone: +44 (0)7966 233639
Email: info@hart-expert.co.uk
Web: www.hart-expert.co.uk

Produced by :

Springfield Research reserves the right to make changes to design and functionality of any product without notice. Springfield Research does not assume any liability arising out of the application or use of any product. Springfield Research logo is registered trademarks of Springfield Research. HART is a registered trademark of the HART Communication Foundation. © 2015 Springfield Research Corp. All rights reserved



Springfield Research Corporation

3350 NW 22nd Terrace Suite 500 • Pompano Beach, FL USA 33069
Tel: +1 (954) 657.8849 • Fax: +1 (954) 657.8895 • sales@springres.com • www.springres.com

